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ABSTRACT

Electric Vehicle (EV) propulsion systems are typically driven by three
phase-leg motor drives, which consist of a pair of power devices within each
phase leg. Each one of these power devices must be driven by a gate driver
circuit to operate efficiently. The proposed integrated gate driver solution
considers driving SiC devices and has been developed to increase the efficiency
of such devices, which requires new gate driver solutions that can properly
handle the high switching speeds of these devices. The higher switching speeds
seen in SiC devices have brought forth a new problem: cross-talk. Cross-talk
can be seen in the false switching of the partner device of a phase-leg as the
driven device is being switched. Therefore, crosstalk suppression circuitry must
be considered when developing a new gate driver solution. The proposed gate
driver includes embedded cross talk suppression. The new gate driver circuit
topology will be presented and will show the cross talk suppression operation.
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CHAPTER 1: INTRODUCTION
1.1 Motivation
The automotive industry is developing new technologies that lead to
improvements in performance, efficiency, and the utilization of energy. A leading
technology to achieve these properties is hybrid electric vehicles (HEVs) [1]. The
development of electric vehicles has increased significantly due to the increased
gasoline costs, the increasingly unreliable supply, and the increased global
consumption. Hybrid electric vehicles require different power electronic modules in
order to achieve proper power conversion between the energy storage and the motor
drive system [2]. To aid in the improvement of efficiency and cost reduction, the power
converter module needs to be miniaturized and to be reduced in weight. The
miniaturization of the electronic components involved in operating the power converter
can lower the size and weight of the module while increasing the efficiency of the
traction drive significantly. The development of Silicon-Carbide (SiC) devices, which
offer higher power and higher temperature capabilities than traditional Silicon devices
[2], has increased the need for a better functioning gate driver circuit to match the
improved proficiencies of this technology.
Insufficient gate driver capability will drastically limit a wide-band gap power
device’s operation and efficiency. The result is increased switching transition time due
to the gate voltage limitations and current during the switching period restricting “the
delivery/removal of dynamic gate charge” [3]. An additional problem seen in wide-band
1

gap phase-leg configurations is the interference between the two switching devices
(cross talk) is often worse than in traditional Silicon devices. A high dv/dt can cause
spurious gate voltage leading the phase-leg to have shoot-through current [4]-[10].
With this in mind, new gate driver solutions must be designed and implemented
to consider the new problems associated with wide-band gap power devices. Despite
the shortcomings of Silicon devices in high temperature ranges [11], bulk Silicon CMOS
processes can still be utilized to develop and prototype gate driver circuits for cheaper
and thus more frequently than comparable options in other types of manufacturing
processes. Using innovative design techniques in a Silicon bulk CMOS process, the
gate driver circuit can be optimized to provide assist circuitry in mitigating cross talk and
thus leading to a faster switching speed. With the faster speeds achieved in part from
the gate driver, the wide-band gap device (a SiC power MOSFET for instance) can
achieve “smaller switching loss, shorter dead time for a phase-leg, and higher switching
frequency” [3]. Therefore, the need for incorporating the new wide-band gap devices
cannot be overlooked since the advantages of using the devices will greatly
overshadow the demands of designing and fabricating a new gate driver circuit to
compensate for the inherent challenges associated with using these devices.

1.2 Thesis Organization
The primary focus of this thesis is the development and testing of a gate driver
integrated circuit with cross talk suppression circuitry for SiC power devices. This
includes the redesign of the previous generation gate driver circuitry in a Silicon bulk
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CMOS process, with a commercial partner company, as well as the design and
implementation of testing procedures to verify that the gate driver circuitry functions as
predicted in simulations. The goal of this thesis is to experimentally verify the cross talk
circuitry as it functions in tandem with the gate driver across a capacitive load and/or the
gate load of a power device.
Chapter 2 provides background information on the development of the gate
driver and its previous generations. Chapter 3 analyzes the gate driver circuitry,
including the cross talk mitigation circuitry, as well as the simulations verifying
functionality before fabrication. Chapter 4 presents and analyzes the results of the gate
driver testing. Chapter 5 concludes the thesis by presenting whether the objectives of
the thesis were met and some of the possible future undertakings of this research.
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CHAPTER 2: LITERATURE REVIEW
2.1 Gate Driver Background
Gate driver circuits are used in many different aspects and come in many
different forms, but they are all designed with a specific function in mind. Some gate
drivers are designed to be resonant with the specific function of recovering energy [12],
driving the switches in a high frequency buck converter [13], or for PWM (pulse-width
modulation) operation [14]. Another function of gate drivers is to activate the gates of
phase-leg devices in a motor drive in the engine of a hybrid electric vehicle. Depending
on the phase-leg devices being used, the gate driver will require different special
functions. For example, a gate driver designed specifically for IGBTs (insulated-gate
bipolar transistor) can function to eliminate the dead-time required for a phase-leg that
other power devices would require to operate without shoot-through current occurring
[15]. The recent push for gate drivers to effectively drive SiC and other wide-band gap
devices has led to a demand for greater functionality to be integrated into gate driver
integrated circuits (ICs) [3] [16]. These gate drivers all share the same characteristics in
that they all provide voltage and current to the gate of a power transistor, but the main
differences comes from how the voltage and current levels are manipulated and
delivered to the gate of the power transistor. A proper manipulation can deter losses
and conserve energy, as in the resonant gate drivers mentioned above, or successfully
operate the phase-leg of a traction system in a motor more efficiently.
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2.2 Gate Driver Topology
Gate driver topologies will vary depending on the application that the driver is
being designed to perform. However, the two topologies addressed in this paper are
the “totem-pole” and the “push-pull” architectures. Both have their advantages and
disadvantages when it comes to the design process of a gate driver. The main
difference in these gate driver architectures comes in the choice of what high voltage
MOSFETs are used in the output stage that directly drive the gate of the external power
transistor. Both architectures will be discussed more in the following sections.

2.2.1 “Totem-Pole” Architecture
The “totem-pole” architecture was the chosen topology for the four previous
generations of the gate driver chip [17] research conducted at The University of
Tennessee. Focusing on the most recent successful gate driver iteration, Greenwell
used a half-bridge (“totem-pole”) output stage along with a charge pump to create a
mixed-signal system [17]. Dubbed “Corinth”, this gate driver IC’s architecture is
depicted in Figure 2.1. The charge pump and the half-bridge output stage are chief
circuits required in order for Corinth to function as intended. The charge pump in
Corinth was developed by Greenwell to replace a bootstrap circuit that was used in the
previous generations to create the high-side power rail for the buffer and other circuitry.
A normal bootstrap circuit (shown in Figure 2.2) uses a capacitor, diode, and the
output voltage to create a voltage level approximately 5 V above the output voltage.
This floating voltage allows for 5 V CMOS circuits to operate in the high-side of the gate

5

Figure 2.1. 4G (Corinth) Gate Driver Block Diagram.

driver and requires the main gate drive circuitry to be switching to refresh the voltage
across the bootstrap capacitor.
The charge pump, however, adds in additional diodes, capacitors, and MOSFET
switches to enable the high-side floating voltage regardless of the switching frequency
of the gate drive circuitry. The charge pump, shown in Figure 2.3, requires a control
voltage to create the refresh across the capacitors instead of the gate driver’s output
signal. The control voltage can be provided by a high frequency oscillator. The
advantage of including a charge pump over the bootstrap circuit is that the charge pump
can operate over the full range of duty cycles (0-100%) while still providing the floating
voltage rail without the high-side circuitry losing power that would cause the main output
to fail.
The use of the charge pump is only advantageous if the output stage is a halfbridge composed of NMOS high voltage devices, as shown earlier. The high-side
NMOS device requires a VGS of 5 V to create a MOS device acting as a switch.

6

Figure 2.2. Bootstrap Circuit Operation: charging cycle (left) and the capacitor
functioning as a floating supply (right) [2].

Figure 2.3. Basic Charge Pump Topology.
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Therefore, the high-side voltage rail needs to be about 5 V above the main output in
order for the high-side buffer to provide the proper voltage to the gate of the high-side
NMOS device. The main reasons to use an NMOS half-bridge are the drain to source
on-resistance (RDS_ON) and the die area requirements, which are dependent upon the
process being used. If the process being used does not have PMOS devices nor has
PMOS devices that have similar gate lengths to their NMOS counterparts, then an
NMOS half-bridge is advantageous to use. The half-bridge configuration will provide a
lower on-resistance as well as require less die area since PMOS devices require a
larger width to length (W/L) ratio to achieve the same on-resistance as NMOS devices
[17]. These factors contribute to the main advantages of using a “totem-pole” topology
over others, but considering the charge pump requires large on-chip capacitors, that will
span a significant percentage of the total die area, makes this topology less appealing
to chip designs with sizing constraints.

2.2.2 Other Gate Driver Topologies
In addition to the above previous generations of the gate driver work at The
University of Tennessee, there exist numerous other types of gate driver designs, each
performing a specific function. A gate driver design that controls the switching speed
and subsequently the losses of the power device being driven is presented in [20].
Fomani et al. detail the advantages of using a gate driver system that can control the
current drive to the power device and, therefore, the switching speed of the discrete
transistors that are off-chip in the output stage. The design used a bootstrap capacitor
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in order to power the high-side devices that in turn limited the lower limit for the
switching speed, but the reported maximum switching speed observed for the system is
2 MHz. This system did not integrate several of the components required by the gate
driver, including the output drivers and the bootstrap circuitry. The gate driver was
fabricated using the TSMC 0.25-μm high-voltage CMOS (HVCMOS) process.
The design of a gate driver IC for low losses, higher frequencies, and
optimization for exploitation of GaN devices is presented in [19]. Wang et al. propose a
gate driver that utilizes an inverted-based (“push-pull”) CMOS output stage, along with
two positive to negative level shifters, as well as a charge pump for the high side
circuitry. This gate driver system was designed primarily to drive GaN power devices
with a maximum current drive of 50 mA at a maximum operating frequency of 10 MHz.
The gate driver IC was fabricated using a 0.35-μm 50-V HVCMOS process from
Austriamicrosystems (AMS).
A CMOS gate driver that provides input isolation is presented by Simonot et al. in
[18]. The gate driver design includes a transformer to create the isolation providing
approximately 1 kV of electrical insulation. The design included several features offchip, as well including the storage capacitor and charging architecture for the high-side
circuitry. The gate driver offered the capability of switching speeds up to 250 kHz and
output current drive of 300 mA.
In conclusion, the literature analyzed does not properly operate SiC devices to
their fullest extent. Therefore, a new Gate Driver circuit needs to be designed and
implemented in order to fully utilize the functionality of these newer power devices.
9

CHAPTER 3: GATE DRIVER DESIGN AND SIMULATION
3.1 Gate Driver Design
The design for this CMOS Gate Driver with Embedded Cross Talk Suppression
circuitry (GDECTS) was influenced by the design of the 4G “Corinth” gate driver as well
as the previous generations [17]. The GDECTS chip includes several significant
changes in the architecture such as a redesigned dead-time controller and level shifter
to simplify the flow of the main gate driver circuitry and a change from a “totem-pole”
output stage to a “push-pull” complementary CMOS output stage. The major addition is
the embedded cross talk suppression circuitry, which will be discussed later in this
chapter. Figure 3.1 shows the overall block diagram for GDECTS including the
changes and original circuitry from Corinth. The block diagram shows the new changes
in green while showing blocks implemented off-chip in red.

VDDH

VDDH

High-Side
Driver
Buffer

Floating
5V_Regulator

5V_Regulator VDD

HV_PMOS
Output
Driver
VDD VDD_CT

IN_H
VDD
Input1

Schmitt
Trigger

Fault
Control

Dead-time
Controller

Level
Shifter

Low-Side
Driver
Buffer

IN_L

VOP1

VDD

VSSH

VSSH

VOP2
HV_NMOS
Output
Driver

VSSH

Figure 3.1. GDECTS block diagram.
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Input1 Cross-Talk CTOUT
Input2
Current Mitigation
VSSH

The main gate driver circuitry of GDECTS is divided into several sections with
each one performing a particular function. The first section of GDECTS is the input
stage, which is shown in Figure 3.2. The input stage consists of a Schmitt trigger, a
NOR gate, a NAND gate, and two inverters. The Schmitt trigger is a digital comparator
with hysteresis. This logic circuit takes the input signal and uses the hysteresis to
“clean” the input signal into a precise digital output for the circuitry downstream. The
Schmitt trigger also includes an inverter so that the output signal will properly reflect the
phase of the input signal. The NOR gate is used to detect any of five fault inputs from
off-chip devices and disable the main gate driver output. The NAND gate and the final
inverter combine the signals from the Schmitt trigger and the fault inputs to
appropriately propagate the input signal downstream into the subsequent circuitry.
These circuit designs have not changed from the previous generation (Corinth).

Input

To Dead-time
Controller

Fault_In_1
Fault_In_2
Fault_In_3
Fault_In_4
Fault_In_5

Figure 3.2. Input Stage of GDECTS.
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The next stage of GDECTS consists of the dead-time controller, shown in Figure
3.3. The dead-time controller takes the output signal from the input stage, splits the
signal while creating dead-time in between the complimentary signals, and then outputs
a “high” and “low” signal. The basic design for a non-overlapping clock generator was
taken from [21]. The designer is able to create larger dead-times through the addition of
more inverters between the NAND gates and the cross-coupling feedback paths (in the
red box in Figure 3.3) and through the sizing of these inverters. The delay inverters
were added and sized to put approximately 15 ns of dead-time between the “high” and
“low” output signals. The cross-coupled feedback paths ensure that the signals after
the delay inverters come out as non-overlapping complimentary. The final stage of the
dead-time controller consists of either all inverters or a combination of inverters and a
transmission gate. This stage is added to guarantee that the final “high” and “low”
output signals from the controller are in the proper phase for the final output stage. The
“low” output signal is derived from three minimum sized inverters that just propagate the
signal from the previous stage to the dead-time controller’s output. The “high” output

From Input
Stage

Delay Inverters
In_High

In_Low

Figure 3.3. Dead-time Controller of GDECTS.
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signal is derived from the two inverters and a transmission gate. The final “high” and
“low” output signals will have the same form with one signal having a slightly longer “on”
period due to the addition of the dead-time to the signal. This effect was implemented
because of the final output stage of GDECTS being composed of a “push-pull”
configuration rather than “totem-pole”. Therefore, the “on” periods of the two signals is
still complementary in regards to the output stage and will not cause a situation where
shoot-through current will occur.
The final stage of GDECTS contains three sections, shown in Figure 3.4. The
first section takes the “high” output from the dead-time controller and inputs it into a
level shifter. The level shifter design is based off the design presented in [22]. The
input signal is transmitted directly to high voltage drain-extended NMOS devices and
through an inverter to the other NMOS device. The input signal and the inverted input

VDD_HV

VDD_HV
Shift
12V
DEPMOS

Float

VDD_HV
40V DEPMOS
x 1600 W = 25µm
L = 3.0µm
VOP1 To Off
VOP2

40V DENMOS

VDD

In_High

In_Low

Figure 3.4. Output Stage of GDECTS.
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x 1600

Chip
Load

40V DENMOS
W = 25µm
L = 3.6µm

signal are capacitively coupled to the gates of the drain-extended PMOS devices, which
are cross-coupled to each other. This structure allows for the output node to be
refreshed through the capacitor connection. After the level-shifter, the voltage-shifted
“high” signal is fed to a digital buffer stage. The same occurs to the original “low” signal
from the dead-time controller but at the original voltage level. The buffer was designed
to increase in size exponentially in the signal path to increase the buffer’s final current
drive to the output stage. The high-side buffer is also required to be isolated (with
respect to layout cross section) in order to support the raised offset voltage level for the
high-side of the output stage. In order to have consistent propagation delays through
the buffers, both were made isolated (in layout design) and therefore identical.
The output stage was designed to utilize “push-pull” architecture since the
fabrication process technology used offers high voltage PMOS devices. Thus, the
output stage uses 40 V drain-extended PMOS and NMOS for the high- and low-sides,
respectively. Typically PMOS devices have a higher on-resistance than NMOS devices.
But in the commercially available process that is used here, the on-resistance of the
PMOS and NMOS devices of the same width is comparable since the minimum lengths
of the devices are different. Also, since the desired application for this gate driver can
tolerate somewhat asymmetrical output drive resistance (i.e., PMOS vs. NMOS), the
CMOS structure is utilized in this work. The use of this architecture allowed for the
charge pump from [17] to be removed, along with the ring oscillator, thus eliminating
significant layout areas being consumed by the large on-chip capacitors in these blocks.
The current drive from the output drivers is optimized by paralleling 1600 PMOS devices
14

for the high-side and 1600 NMOS devices for the low-side. This structure produced a
low on-resistance allowing for more current to be driven to the load. Equation 3.1 gives
the purely resistive relationship between the high-voltage bus, output current, and total
resistance before the load with Ron and RG representing the on-resistance of the output
drivers and the resistance placed in-line with the Gate of the power device, respectively.
Overall, the redesign of the main gate driver circuitry has decreased the on-chip layout
area requirements (e.g., compared to Corinth) and provided a more simplistic approach.

I OUT 

VDD _ HV
( RON  RG )

(Eq. 3.1)

3.2 Gate Driver Simulation
The main gate driver functionality will be presented in this section with ideal simulations.
The input signal for all simulation results is a 100-kHz 5-V square wave. The power
rails for all circuits are 5 V except the high voltage rail being set to 10 V. Following the
flow of the previous section, the input stage of GDECTS and the associated simulations
(at room temperature with “nominal” models) are shown in Figure 3.5 through Figure
3.7. In the three figures, the black waveform (top) represents the input signal directly
from the pulse generator. The Volunteer orange waveform (middle) represents the
output taken following the Schmitt trigger block with inverter. The green waveform
(bottom) represents the output of the overall input stage section after the fault inputs
and the associated logic gates. Figure 3.5 details the overall form of the signals as they
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are operating over two full periods. In the zoomed out view, all three signals appear the
same as expected at this level of detail. Figures 3.6 and 3.7 depict the rising and falling
edges, respectively, of the three signals. As expected, there exists minor propagation
delay from the input to the outputs of each block. The edges of the input signal are also
“cleaned up” by the Schmitt trigger and digital logic gates more and more as the signal
propagates further downstream. Figure 3.8 demonstrates a fault being input to the
NOR gate of the input stage and shutting off the overall gate driver functionality, which
is critical for preserving the overall power electronic system from off-chip malfunctions.
Again, the waveform color scheme is the same as the three previous figures.

Figure 3.5. Input Stage Ideal Simulation.
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Figure 3.6. Rising Edge of the Input Stage Signals.

Figure 3.7. Falling Edge of the Input Stage Signals.
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The dead-time controller’s simulation results are represented in Figures 3.9
through 3.11. The black waveform (top) represents the output signal from the input
stage. The Volunteer orange waveform (middle) represents the “low” output signal from
the controller. The green waveform (bottom) represents the “high” output signal from
the controller. Figure 3.9 demonstrates the overall functionality of the dead-time
controller. As seen in Figure 3.9, the final output signals from the controller are inverted
from the input signal. This effect is because of the “push-pull” CMOS output stage,
described in the prior section. The “off” period in these signals will turn on the PMOS
devices in the output stage while simultaneously turning off the NMOS devices. Figure
3.10 depicts the dead-time created by the controller on the falling edge. The dead-time

Figure 3.8. Input Signals when a Fault Input is Triggered.
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Figure 3.9. Dead-time Controller Simulation.

Figure 3.10. Dead-time on the Falling Edge.
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Figure 3.11. Dead-time on the Rising Edge.

is approximately 17 ns, which is close to the design goal of 15 ns. Figure 3.11 shows
the dead-time created by the controller during the rising edge of the signals. The deadtime is approximately 13 ns, which again comes close to the design goal value.
The output stage uses the “high” and “low” outputs from the dead-time controller,
shown in Figure 3.9. These signals are then processed to drive the gates of the CMOS
output drivers. Figures 3.12 through 3.14 show the processed “high” and “low” signals
before they arrive at the output drivers. The black waveform (top) represents the levelshifted and buffered “high” signal while the Volunteer orange waveform (bottom)
represents the buffered “low” signal. Figure 3.13 shows the altered dead-time between
the output signals on the falling edge after being processed and buffered. The dead20

time is reduced to approximately 7 ns. Figure 3.14 depicts the dead-time of the same
signals but during the rising edge. The dead-time in this case is reduced to
approximately 10 ns. Although the dead-time has decreased significantly from the
designed value, the CMOS output drivers will still function properly considering they are
effectively a digital output stage and behave similarly to a minimum-sized inverter.
The CMOS output drivers are then connected to a 1 nF capacitive load to
simulate the current drive scenario of the target application. Figures 3.15 through 3.17
demonstrate the main gate driver output on the load. The black waveform (top)
represents the voltage from the top plate of the capacitor to ground. The Volunteer
orange waveform (bottom) represents the current going into the top plate of the

Figure 3.12. Processed Signals before Output Drivers.
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Figure 3.13. Dead-time between “High” and “Low” Signals on Falling Edge.

Figure 3.14. Dead-time between “High” and “Low” Signals on Rising Edge.
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Figure 3.15. Main Gate Driver Output on a Capacitive Load.

Figure 3.16. Rising Edge of the Main Output on the Capacitive Load.
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Figure 3.17. Falling Edge of the Main Output on the Capacitive Load.

capacitor. Figure 3.15 details the overall waveform set next to the current spikes. The
extra two current spikes not associated with the rising or falling edges of the waveform
come from the cross talk mitigation circuitry, which will be detailed in the next section.
Figure 3.16 shows the current spike on the rising edge of the output waveform. The
current at this instance reaches approximately 2 A. Figure 3.17 depicts the current
during the falling edge of the output waveform which is approximately 1.75 A. Since
these simulations were performed with no added gate resistance, the current is derived
from the high voltage bus divided by the on-resistance of the CMOS devices (Ohm’s
Law). By increasing the gate resistance prior to the capacitive load, the current will
naturally decrease. To see an increase in the current, the capacitive load can be
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increased. The slew rate for the rising and falling edge can be calculated using
Equation 3.2:
SR 

I OUT
CL

(Eq. 3.2)

The rising edge slew rate is calculated to be 2 kV/µs while the falling edge slew rate is
1.75 kV/µs.

3.3 Cross Talk Mitigation Circuitry Design
With the higher switching speeds seen in SiC devices, the interaction of the
upper and lower devices in a phase-leg during the switching period leads to further
switching losses and overstress of the SiC power devices [23]. This phenomenon
between the power devices is called cross talk. Figures 3.18 through 3.21 demonstrate
how the changing VGS_L voltage can affect SiC phase-leg devices. Figures 3.18 and
3.20 depict how the increase in VGS_L will cause an increase in VDS_H. The increase in
VDS_H will induce a current through Cgd because of Eq. 3.3. The induced current will flow
I C

dV
dt

(Eq. 3.3)

through the on-resistance of the Gate Driver output drivers and the Cgs impedance of
the upper device. The current through those two paths will result in a positive voltage
occurring on VGS_H that could potentially exceed the SiC MOSFET’s threshold voltage
resulting in the upper device partially turning on, causing either a shoot-through current
situation or increased switching losses. Figures 3.19 and 3.21 show the opposite effect.
The turn-off transient of VGS_L induces a negative current through Cgd that in turn pulls
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Figure 3.18. Cross-talk Phenomenon during Turn-on Transient (Schematic).

Figure 3.19. Cross-talk Phenomenon during Turn-off Transient (Schematic).
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Figure 3.21. Cross-talk Phenomenon during Turn-on Transient (Waveforms).
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Figure 3.22. Cross-talk Phenomenon during Turn-off Transient (Schematic).
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current from the source node through the Gate Driver’s output impedance and Cgs.
These currents will induce a negative VGS_H transient that could potentially damage the
upper device if the voltage transient drops below the negative voltage tolerance of the
gate oxide. The two induced voltages on VGS_H (in this case) are the result of cross-talk
and have a high potential for damaging SiC phase-leg devices used in motor systems.
Similarly, switching of the upper switch can induce problematic V GS_L transients upon
the lower switch, due to cross-talk. If the cross talk phenomenon is left unchecked, the
reliability of SiC devices within a motor system will be compromised.
Therefore, mitigating cross talk between phase-leg devices must be a critical
function of gate driver ICs that intend to drive SiC devices in a phase-leg configuration.
The implementation of cross talk suppression circuitry in GDECTS is intended to
increase the overall functionality of the chip. The cross talk suppression circuitry,
shown in Figure 3.22, allows for the creation of a unique output waveform that will
ultimately benefit SiC power devices being driven by GDECTS. The mitigation of the
cross-talk between phase-leg devices is a product of lowering VGS for the “turned off”
device during the turn-on transient of its paired device or by decreasing the slew rate of
the turn-off transient (at the expense of increased switching losses) to decrease the
induced current. The block diagram in Figure 3.22 can be divided into four sections: the
unique clock generation, D flip-flop, dead-time controller and buffers, and the output
drivers. The unique clock generation section involves two input signals, several
inverters, and a NAND gate before entering the clock input for the D flip-flop. The two
input signals are essential to the generation of the unique clock. These input signals
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must be from off-chip and are both non-overlapping and complementary, with a set
dead-time. The input signals are then subjected to current starved inverters. The
current limit for these inverters is set off-chip and can be adjusted to increase or
decrease the “RC” delay of the inverters. The delayed signals are then fed through
inverters to sharpen the waveform edges that will therefore trigger digital logic more
effectively. The signals are then combined in a NAND gate to create the final unique
clock for the D flip-flop. The unique clock maintains a “high” state for the majority of its
cycle except it has a “low” period that equals the dead-time from the two complementary
input signals [25].
The D flip-flop uses one of the input signals and the generated clock to output the
desired waveform for cross talk applications to the dead-time controller. The input
signal chosen for the D flip-flop must match the signal being sent to the main gate driver
circuitry (should be the same signal). The D flip-flop design was taken from [24]
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Figure 3.22. Cross-talk Suppression Circuitry in GDECTS.
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and is designed to acquire data from the D input on the rising edge of the clock input.
The output of the D flip-flop then passes to the dead-time controller, which is the same
design from the main gate driver circuitry. After the dead-time controller splits and
creates complementary signals, the “high” and “low” signals pass through buffers (same
exponential gain factor per state design from section 3.1) and on to the output drivers.
The output drivers are low voltage CMOS devices. Again, the high-side uses 7 V
PMOS devices while the low-side uses 7 V NMOS devices. To function properly, these
output drivers need to sink and source the same amount of current that the main gate
driver output drivers are sinking and sourcing. This requires a large number of devices
in parallel much like the high voltage devices used in the main gate driver circuitry.
However, less devices were used for these output drivers because of the higher
transconductance available in lower voltage (and smaller gate length) devices.
Therefore, the current capability of the cross talk output drivers should be capable to the
large current spikes from the gate driver output drivers. This design will provide
GDECTS with a gate assist circuitry that will add the ability to more efficiently drive the
gates of SiC devices as demonstrated in [23].

3.4 Cross Talk Mitigation Simulation
The functionality of the cross talk suppression circuitry will be presented in this
section through ideal simulation results. The voltages and frequency of all power rails
and square wave input signals is the same as in Section 3.2. As in Section 3.3, the
unique clock generation section will be presented first then progress downstream until
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the final output signal is shown. Figures 3.23 and 3.24 depict how the current-starved
inverters delay the signal as well as provide tunable delay. The black waveforms
represent the two complementary non-overlapping input signals required for the cross
talk suppression circuitry. The Volunteer orange waveforms represent the delayed input
signals. Figure 3.23 demonstrate the first test case for the current-starved inverters
being set to a roughly 300 ns delay while Figure 3.24 shows the test case for a 100 ns
delay. These figures depict that the current-starved inverters can be tuned to suppress
cross talk for different lengths of time. Figure 3.25 illustrates the culmination of the two
input signals into a unique clock signal for the D flip-flop after being delayed and
manipulated by logic gates. The unique clock’s “off” period is approximately the dead-

Figure 3.23. Input Signals Delayed through Current-Starved Inverter (300 ns).
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Figure 3.24. Input Signals Delayed through Current Starved Inverters (100 ns).

Figure 3.25. Unique Clock Waveform Generated from Two Input Signals.
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Figure 3.26. D Flip-Flop Operation in GDECTS.
time between the two input signals, shown in Figure 3.25 and ultimately used in Figure
3.26. Figures 3.27 through 3.29 demonstrate the operation of the dead-time controller
in the cross talk suppression circuitry. The black waveform (top) represents the output
signal from the D flip-flop to the controller. The Volunteer orange waveform represents
the “high” output from the controller while the “low” output is represented by the green
waveform (bottom). As in the previous simulations section, the dead-time controller is
required to invert its input signal in order to output the proper waveforms for the CMOS
output drivers. Figures 3.28 and 3.29 depict the dead-time created so that shootthrough current does not occur in the cross talk suppression circuitry’s output stage.
Figures 3.30 through 3.32 detail the output signals after being buffered but before
they reach the gate of the CMOS output drivers. The black waveform (top) represents
the high-side output signal before it reaches the cross talk PMOS output driver. The
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Figure 3.27. Dead-time Controller Operation in Cross Talk Circuitry.

Figure 3.28. Dead-time Created in Cross Talk Signals on Falling Edge.
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Figure 3.29. Dead-time Created in Cross Talk Signal on Rising Edge.

Volunteer orange (bottom) waveform represents the low-side output signal before it
reaches the cross talk NMOS output driver. Figures 3.31 and 3.32 depict the dead-time
that still exists between the “high” and “low” output signals. The dead-time between the
output signals has remained more consistent in contrast to the signals seen previously
in the main gate driver simulations. This effect is most likely because of less demand
on the buffers to drive more gate capacitance of the output drivers.
The cross talk suppression circuitry final output can be seen in Figures 3.33
through 3.35. The black waveform (top) represents the final cross talk output after the
CMOS output drivers from the bottom plate of the load capacitor (same load as in
section 3.2) to ground. The Volunteer orange waveform (bottom) represents the current
36

Figure 3.30. Output Waveforms before the Cross Talk Output Drivers.

Figure 3.31. Dead-time of the Cross Talk Output Signals (Falling edge).
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Figure 3.32. Dead-time of the Cross Talk Output Signals (Rising Edge).

going into the top plate of the load capacitor. Similar to the main gate driver output
previously discussed, there are only two current spikes that are directly associated with
the cross talk output. Figures 3.34 and 3.35 present zoomed-in views at the current
going through the CMOS output drivers during the rising and falling switching
transitions. The current is roughly 2 A and 1 A in Figures 3.34 and 3.35, respectively,
for the associated spikes.
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Figure 3.33. Final Cross Talk Suppression Circuitry Output.

Figure 3.34. Final Cross Talk Output with Associated Current Spikes (Rising).
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Figure 3.35. Final Cross Talk Output with Associated Current Spikes (Falling).

The final output, which is seen by directly measuring the voltage across the load
capacitor, is shown in Figures 3.36 and 3.37. In both figures, the black waveform (top)
represents the differential output obtained from across the load capacitance while the
current into the top plate of the capacitor is represented by the Volunteer orange
waveform (bottom). Case 1 correlates to the tunable delay in the cross talk circuitry
being set to approximately 300 ns whereas case 2 correlates to a 100 ns delay being
set. These figures illustrate how the circuitry will mitigate the cross talk in SiC power
devices (if used in a phase-leg configuration). The 10-V peak pre-charges the Miller
capacitance of the power device while the −5 V valley discharges the same
capacitance.
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Figure 3.36. Differential Output across the Load Capacitor (case 1).

Figure 3.37. Differential Output across the Load Capacitor (case 2).
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CHAPTER 4: MEASUREMENT RESULTS
The test plan for GDECTS included the design and implementation of a printed
circuit board (PCB) to host the IC and operating it while monitoring for certain
specifications. The chief performance objective was the operation of the cross talk
suppression circuitry working in conjunction with the main gate driver circuitry. The
differential output waveform achieved across the capacitive load will demonstrate the
additional cross talk functionality. The test setup required one power supply providing a
single high voltage rail into the PCB. The high voltage rail was then sent to six off-chip
voltage regulators to create the needed power rails for GDECTS. All of the power rails
were bypassed both at the output of the voltage regulators and before entering the chip
with 0.1 µF capacitors. GDECTS also required two non-overlapping complementary
square waves with built-in dead-time. Two function generators were synchronized and
used to create the input signals. They connected to the board via SMA pins. The
output waveform was achieved by using a differential probe across a 1 nF capacitive
load. Both VOP1 and VOP2 output signals from the output drivers in GDECTS pass
through a small resistor on the PCB. The small resistance allows for the current into
and out of the capacitive load to be measured. The resistance and capacitive load can
be changed to view different load characteristics as GDECTS drives each test case.
The functionality of the overall design in the commercially available process was verified
by applying the testing procedure to several different ICs from fabrication. The results
of the testing procedure will be presented in the following sections. Figure 4.1 shows
the PCB that was designed and used to verify the functionality of GDECTS.
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Figure 4.1. GDECTS Test Board (4.25in x 3.75in).

The final layout that was fabricated can be seen in Figure 4.2. The figure is
divided into sections that contain the layout of individual component blocks. The main
gate driver circuitry and cross talk suppression circuitry is all contained in the red box in
Figure 4.2. The green box contains the main gate driver output drivers, which consists
of the drain-extended PMOS and NMOS. The blue boxes contain the output drivers for
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Figure 4.2. Test Chip Layout of GDECTS with Test Circuits (3 mm x 3 mm).
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Figure 4.3. Delay Block Layout Including Current-Starved Inverters (164 µm x 28 µm).

the cross talk suppression circuitry. As seen in Figure 4.2, the output drivers take up
the majority of the total die area when compared to the control circuitry. Figure 4.3
shows the layout for the current-starved inverters, which is the only layout that required
special considerations. The current mirrors are located in the left side of Figure 4.3 and
were laid out using a common centroid technique along with dummy devices on the
outside. The dummy devices allowed for all of the active current mirror devices to have
the same conditions during operation. The overall layout in Figure 4.3 includes both
analog and digital components. Therefore, the analog and digital sections that need to
be separated is accomplished using a guard ring tied to “GND” around the analog
section of the layout.

4.1 Gate Driver Measurement Results
This section presents testing results of the main gate driver circuitry with the
output consisting of a 1 nF capacitive load with 2 Ω of gate resistance. Figure 4.4
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details the input signals being sent into GDECTS. This figure shows both the input
signals (the main input for the gate driver circuitry and the complementary input for the
cross talk circuitry). Figures 4.5 through 4.7 show the basic gate driver output
waveform. These figures verify that the main gate driver circuitry operates as expected
and that no faults are found in its functionality.

Figure 4.4. Input Signals into GDECTS.
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Figure 4.5. Main Gate Driver Circuitry Operation.

Figure 4.6. Rising Edge of Main Gate Driver Output Waveform.
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Figure 4.7. Falling Edge of Main Gate Driver Output Waveform.

4.2 Cross Talk Mitigation Measurement Results
This section presents the results and analysis of the entire GDECTS circuitry
including the addition of the cross talk suppression circuitry to the main gate driver
circuitry. Figures 4.8 through 4.10 detail the cross talk suppression circuitry output
waveform by itself. The waveform shows a 5-V peak-to-peak signal that has a positive
voltage spike when the main gate driver output’s rising edge occurs and has a negative
voltage spike during the “on” cycle due to the main gate driver output’s falling edge.
Figure 4.9 further details the positive voltage spike and the effect on the cross talk
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waveform. Figure 4.10 further details the negative voltage spike and the effect on the
cross talk waveform.
The following figures are taken using a 1 nF capacitive load and a gate
resistance of 0.5 Ω. Figure 4.11 illustrates the final output waveform when measuring
the differential voltage across the load capacitance. The figure depicts the exact
waveform properties intended by through circuit design and matches the simulation
results seen in Section 3.4. Figure 4.11 demonstrates the 10-V peak at the start of the
waveform, with the decrease to the operating voltage (5 V), and then the final voltage
valley at −5 V before repeating again. Figure 4.12 details the rising edge of the final

Figure 4.8. Cross Talk Suppression Circuitry Output Waveform.
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Figure 4.9. Rising Edge of the Cross Talk Suppression Output.

Figure 4.10. Falling Edge of the Cross Talk Suppression Output.
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Figure 4.11. Final Output Waveform Taken across Load Capacitor.
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Figure 4.12. Rising Edge of the Final Output Waveform.

output waveform. The figure also gives the rise time of the edge at approximately 33.6
ns. Figure 4.12 provides the overshoot percentage that is roughly 5%. The overshoot
is most likely caused by the interaction of the load with the parasitic inductance in the
test board.Figure 4.13 shows the falling edge of the final output waveform along with its
associated measurement data. The fall time for the edge is measured at approximately
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22 ns that is expected considering that the on-resistance of the NMOS output drivers is
lower than that of the PMOS. The overshoot is roughly 4% and most likely is (again)
caused by an interaction of the parasitics.

Figure 4.13. Falling Edge of the Final Output Waveform.
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Figures 4.14 through 4.20 demonstrate the adjustable delay in the cross talk
suppression circuitry through the use of the current-starved inverters. The figures step
through a delay adjustment from 300 ns down to 50 ns. All seven of the figures are
detailing the delay adjustment for the 10-V peak seen at the beginning of the final output
waveform. Figure 4.19 shows the limit for the current-starved inverters and where the
signal shape starts to degrade visually. Figure 4.20 illustrates the delay set to 50 ns,
but the signal degradation is quite substantial. Figures 4.21 through 4.26 detail the
adjustable delay for the voltage valley of −5 V in the differential output waveform. The
adjustable range is between approximately 50 ns to 300 ns, but with the addition of the
dead-time to the delay value.

Figure 4.14. Current-Starved Inverter Delay Set to 300 ns.
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Figure 4.15. Current-Starved Inverter Delay Set to 250 ns.

Figure 4.16. Current-Starved Inverter Delay Set to 200 ns.
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Figure 4.17. Current-Starved Inverter Delay Set to 150 ns.

Figure 4.18. Current-Starved Inverter Delay Set to 100 ns.
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Figure 4.19. Current-Starved Inverter Delay Set to 81 ns.

Figure 4.20. Current-Starved Inverter Delay Set to 50 ns.
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Figure 4.21. Current-Starved Inverter Delay Set to 50 ns for −5 V Section.
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Figure 4.22. Current-Starved Inverter Delay Set to 100 ns for −5 V Section.

Figure 4.23. Current-Starved Inverter Delay Set to 150 ns for −5 V Section.
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Figure 4.24. Current-Starved Inverter Delay Set to 200 ns for −5 V Section.

Figure 4.25. Current-Starved Inverter Delay Set to 250 ns for −5 V Section.
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Figure 4.26. Current-Starved Inverter Delay Set to 300 ns for −5 V Section.

Figures 4.27 through 4.30 depict the maximum setting for the adjustable delay
and the setting for leaving the delay floating. Figures 4.27 and 4.28 show the time
associated with the maximum delay setting for the current input, which is approximately
360 ns delay. Figures 4.29 and 4.30 demonstrate the delay for leaving the current input
floating (no voltage applied). The floating delay value is approximately 580 ns in total.
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Figure 4.27. Current-Starved Inverter Delay Set to Max Value for −5 V Section.

Figure 4.28. Current-Starved Inverter Delay Set to Max Value for 10 V Section.
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Figure 4.29. Current-Starved Inverter Delay Left Floating for 10 V Section.

Figure 4.30. Current-Starved Inverter Delay Left Floating for −5 V Section.
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The most likely cause of the higher delay in leaving the current input floating is due to
the node’s indiscriminate state at a lower possible potential than when the node is set
by the on-board resistor (establishing the current input). The lower potential allows for
the current-starved inverters to be “maximally starved” and left with only leakage current
for the biasing of the transistors.
For the following figures, the operating frequency of the input signals was
increased to 1 MHz to test the performance of GDECTS at a frequency that it was not
designed to operate at in nominal conditions. Figure 4.31 depicts the final output
waveform at the increased frequency. The figure still shows the correct sequence of
voltage peaks and valleys occurring with the adjustable delay as well. Figures 4.32 and
4.33 show the rising and falling edges of the final output waveform, respectively, along

Figure 4.31. Final Output Waveform at 1 MHz Operating Frequency.
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Figure 4.32. Rising Edge of Final Output Waveform at 1 MHz.

Figure 4.33. Falling Edge of Final Output Waveform at 1 MHz.
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with their associated measurement data. As seen in the figures, the rise and fall times
for the related edges is similar to the test results for the 100 kHz case presented earlier
in this section. The overshoot values are similar as well. Figures 4.34 through 4.41
again illustrate the adjustable delay but at the operating frequency of 1 MHz. The
delay’s range is decreased as the frequency is increased since the delay will
encompass more and more of the overall waveform as the period decreases.

Figure 4.34. Adjustable Delay set to 240 ns for 10 V Peak at 1 MHz.
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Figure 4.35. Adjustable Delay set to 200 ns for 10 V Peak at 1 MHz.

Figure 4.36. Adjustable Delay set to 150 ns for 10 V Peak at 1 MHz.
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Figure 4.37. Adjustable Delay set to 100 ns for 10 V Peak at 1 MHz.

Figure 4.38. Adjustable Delay set to 84 ns for 10 V Peak at 1 MHz.

68

Figure 4.39. Adjustable Delay set to 150 ns for −5 V Valley at 1 MHz.

Figure 4.40. Adjustable Delay set to 200 ns for −5 V Valley at 1 MHz.
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Figure 4.41. Adjustable Delay set to 250 ns for −5 V Valley at 1 MHz.

Figures 4.42 and 4.43 depict the differential voltage across the gate resistances
that separate the output drivers from the capacitive load. Figure 4.42 depicts the
voltage across the gate resistance during the turn-on period. Taking the voltage from
the figure and dividing it by the 0.5 Ω resistance gives the maximum current spike
during the turn-on period at approximately 850 mA. Figure 4.43 details the gate resistor
differential voltage for the turn-off period. Using the voltage from the figure divided by
the gate resistance, the current comes out to be roughly 1.6 A during the turn-off period.
Overall, there exist four current spikes into or out of the capacitive load. The two
instances shown in Figures 4.42 and 4.43 represent the important switching periods that
correlate to the rise and fall times shown previously. The remaining voltage waveforms
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Figure 4.42. Voltage Waveform Corresponding to Turn-on Switching Period.

Figure 4.43. Voltage Waveform Corresponding to Turn-off Switching Period.
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that correspond to the current spikes can be found in the Appendix. Utilizing equation
3.2, the slew rate for the rising edge is 0.85 kV/µs with the falling edge slew rate being
1.6 kV/µs. Using these slew rates in conjunction with the simulated rise (~5.7 ns) and
fall (~7.7 ns) times seen in Section 3.2, as well as the supply voltage (10 V), equation
4.1 can be utilized to explain the higher than expected measured rise and fall times [26].
1

 out  [(

VDDH 2
)  ( r , sim ) 2 ] 2
SR

(4.1)

Equation 4.1 utilizes both the small-signal and large-signal analysis to explain the rise
and fall time observations. The lower than expected slew rate of the output drivers
along with the needed decrease of the high voltage bus due to a design error has led
the rise and fall times to be drastically worse than expected values. The slew rate is
lower than expected because of the lower rail voltage which creates an instance where
less current will flow through the static on-resistance and gate resistance values seen in
the output drivers of GDECTS and the test board off-chip, respectively.
Lastly, the consistency of the process was investigated by testing five different
chips to compare the rise time and overshoot values. Table 4.1 shows the results of
this testing. As seen in the table, the rise time is consistently around 32 ns while the
percent overshoot remains around approximately 5%. Therefore, the fabrication
process keeps the circuit blocks on the IC fairly similar to each other regardless of
which chip is being used. This observation is highly critical for the continuing success of
future runs in this commercially available process.
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Table 4.1. Rise Time and % Overshoot from Five Chip Samples.
Chip #

Rise Time (ns)

% Overshoot

1

33.62

5.050

2

33.58

5.892

3

31.52

3.922

4

29.2

3.276

5

32.67

4.561
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CHAPTER 5: CONCLUSIONS AND RECOMMENDATIONS
In this paper, the design and implementation of a gate driver IC with the addition
of cross talk suppression circuitry was presented in conjunction with measurement
results from a fabrication run. The design goal of including circuitry to help mitigate
cross talk in phase-leg power devices has been accomplished. The unique waveform
for the mitigation of cross talk has been achieved by the GDECTS circuitry with the
added functionality of user-controlled delay through the current input into the IC. The
only limit of GDECTS currently is the inclusion of low voltage ESD cells on nodes that
should operate at higher voltages. This drawback has led to the IC being unable to
successfully drive a SiC power device.
Although the gate driver does not achieve the necessary voltage in this
fabrication run to drive the gate of a SiC power device, future runs can alleviate this
problem by fixing the issues present in GDECTS that require lower voltage operation.
Future work will also include the added functionality of the end-user having the ability to
vary the on-resistance, and therefore the current drive, of both the NMOS and PMOS
main gate driver IC’s output drivers by controlling the number of devices in parallel in
the circuit. This effect can be achieved by the addition of control circuitry to decode
input signals to give the desired on-resistance in the output drivers. Future runs will
also include an isolated high-side for the main gate driver circuitry allowing it to operate
at the higher voltages that will be required to drive the gate of a high-side SiC power
device within a phase leg configuration. The higher voltage rail for the future fabrication
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run will include a high voltage capability up to 25 V that will allow the unique cross talk
suppression waveform presented to drive the gate of a SiC power device.
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Figure A.1. Voltage Wave Showing Current Spike for −5V to 0V Transition (Turn-on).

Figure A.2. Voltage Wave Showing Current Spike for 0 V to 10 V Transition (Turn-on).
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Figure A.3. Voltage Wave Showing Current Spike for 10 V to 5 V Transition (Turn-on).

Figure A.4. Voltage Wave Showing Current Spike for 10 V to 5 V Transition (Turn-off).
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Figure A.5. Voltage Wave Showing Current Spike for 5 V to −5 V Transition (Turn-off).

Figure A.6. Voltage Wave Showing Current Spike for −5 V to 0 V Transition (Turn-off).
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